Our technology advantage

cmos_overview.png

"If it can be done in CMOS, it will be done in CMOS"

 

Our 28 nm Bulk CMOS IP portfolio comprises a wide selection of V- & E-band mmWave components, featuring best-in-class performance, small footprints, modular architectures and low power consumption.

epa.png

Bulk CMOS

IC.jpg
gsg.png
MF_Chip_back.png
MF_Chip.png

Next generation E-band front-ends must be smaller and cheaper to support MIMO arrays & fronthaul.

 

Explore our CMOS SoC front-ends, which are:

100x smaller,

5x cheaper,

5x lower power than competing solutions.

World's first E-band front-end with integrated diplexer 

The Multifractal Edge

The world's smallest commercially available E-band diplexer implemented in a BT laminate substrate compatible with plastic IC packaging.

 • Compatible with: FCCSP, BGA, CSP, SiP

 • Small form-factor: 3.8 x 4.5 mm

 • High out-of-band suppression: 60 dB+

 • Attractive insertion loss: 3.5 dB (incl. IC transitions)

Diplexer_image_small.png

RF PCELLS

rfcell_logo.png

RFCELL is a Python-based framework (developed by Multifractal Semi.) for generating RF & mmWave parameterised-cells (PCELL’s) with a specific focus on CMOS technology nodes. GaAs & GaN is also supported.

 • Python-based: easy to code and read

 • Enables rapid OA RF PCELL development

 • Code in “1D wire-frame” mode – RFCELL generates 3D

 • Define complex structures in a few lines of code

 • DRC clean and process agnostic: tech file

• Shortens development time from months to weeks

• Integrates with Keysight ADS AEL flow (not just PyCell)

• Integrates with Synopsys PyCell & Cadence

trans_simp_0_wh_bg.png